


Main Product Characteristics:

$V_{(BR)DSS}$	600V
$R_{DS(ON)}$	0.48Ω(typ.)
I_D	7A

Features and Benefits

- Grand Turbo MOSFET process technology.
- Optimized the cell structure.
- Low on-resistance and low gate charge.
- Featuring low switching and drive losses.
- Fast switching and reverse body recovery.
- High ruggedness and robustness.



Description

The Grand Turbo MOSFET series products utilize outstanding standard turbo process and packaging techniques to achieve ultra-low on-resistance and low gate charge and to provide the industry's best-in-class performance.

These features make this series products extremely efficient, temperature characteristics and reliable for use in power management, synchronous rectification, battery protection, load switch and a wide variety of other applications.

Absolute Maximum Ratings ($T_A=25^{\circ}\text{C}$ unless otherwise specified)

Parameter	Symbol	Parameter.	Unit
Drain-Source Voltage	V_{DS}	600	V
Gate-to-Source Voltage	V_{GS}	±30	V
Continuous Drain Current, @ Steady-State	$I_D @ T_C = 25^{\circ}\text{C}$	7	A
Continuous Drain Current, @ Steady-State	$I_D @ T_C = 100^{\circ}\text{C}$	4.4	A
Pulsed Drain Current	I_{DM}	28	A
Power Dissipation	$PD @ T_C = 25^{\circ}\text{C}$	60	W
		0.48	W/ $^{\circ}\text{C}$
Single Pulse Avalanche Energy ¹	E_{AS}	248	mJ
Single Pulse Avalanche Current	I_{AS}	4.8	A
Body diode reverse voltage slope ²	dv/dt	50	V/ns
MOS dv/dt ruggedness ³	dv/dt	100	V/ns
Junction-to-Ambient (PCB Mounted, Steady-State)	$R_{\theta JA}$	62.0	$^{\circ}\text{C/W}$
Junction-to-Case	$R_{\theta JC}$	2.08	$^{\circ}\text{C/W}$
Operating Junction and Storage Temperature Range	T_J/T_{STG}	-55 to + 150	$^{\circ}\text{C}$
Soldering temperature	T_{SOLD}	260	$^{\circ}\text{C}$

Electrical Characteristics (T_J=25°C unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} =0V, I _D =250μA	600	-	-	V
Drain-to-Source Leakage Current		V _{DS} =600V, V _{GS} =0V	-	-	200	nA
Gate-to-Source Forward Leakage	I _{GSS}	V _{DS} =0V, V _{GS} =30V	-	-	100	nA
		V _{DS} =0V, V _{GS} = -30V	-	-	-100	
Static Drain-to-Source On- Resistance	R _{DS(on)}	V _{GS} =10V, I _D =3.5A	-	0.48	0.57	Ω
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	2.0	-	4.0	V
Gate Resistance	R _g	f=1MHz	-	5.0	-	Ω
Input Capacitance	C _{iss}	V _{GS} =0V V _{DS} =100V, f=1MHz	-	602	-	pF
Output Capacitance	C _{oss}		-	25	-	
Reverse transfer capacitance	C _{rss}		-	0.8	-	
Total Gate Charge ^{4,5}	Q _g	I _D =7A, V _{DD} =480V, V _{GS} =10V	-	19	-	nC
Gate-to-Source Charge ^{4,5}	Q _{gs}		-	5.1	-	
Gate-to-Drain("Miller") Charge ^{4,5}	Q _{gd}		-	8.6	-	
Turn-on Delay Time ^{4,5}	t _{d(on)}	V _{DD} =300V, V _{GS} =10V, R _G =25Ω, I _D =7A	-	20	-	nS
Rise Time ^{4,5}	t _r		-	40	-	
Turn-Off Delay Time ^{4,5}	t _{d(off)}		-	91	-	
Fall Time ^{4,5}	t _f		-	38	-	

Source-Drain Ratings and Characteristics

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Continuous Source Current (Body Diode)	I _S	T _C =25°C, MOSFET symbol showing the integral reverse p-n junction diode.	-	-	7	A
Diode Pulse Current	I _{S,pulse}		-	-	28	A
Diode Forward Voltage	V _{SD}	I _S =7A, V _{GS} =0V	-	-	1.4	V
Reverse Recovery Time ⁴	t _{rr}	I _S =5A, V _{GS} =0V, dI _F /dt=100A/us	-	240	-	nS
Reverse Recovery Charge ⁴	Q _{rr}		-	2.4	-	μC

Notes:

1. L=79mH, V_{DD}=100V, I_{AS}=2.3A, starting temperature T_J=25°C .
2. V_{DS}=0~400V, I_{SD}≤20A, T_J=25°C .
3. V_{DS}=0~480V.
4. Pulse Test : Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
5. Essentially Independent of Operating Temperature.



Typical Electrical and Thermal Characteristic Curves




Figure1. Typical Output Characteristics




Figure2. Transfer Characteristics




Figure3. $R_{DS(on)}$ vs. Drain Current




Figure4. Body Diode Characteristic




Figure5. Normalized BV_{DS} vs. T_J




Figure6. Gate Charge



Typical Electrical and Thermal Characteristic Curves




Figure7. Capacitance Characteristic




Figure8. Normalized $R_{DS(on)}$ vs. T_J




Figure9. Safe Operation Area



Test Circuit & Waveform




Figure 10. Gate Charge Test Circuit & Waveforms




Figure 11. Resistive Switching Test Circuit & Waveforms





Figure 12. Unclamped Inductive Switching Test Circuit & Waveforms



Package Outline Dimensions

TO-252-3L



TO-252-3L		unit : mm	
DIM	MIN	NOM	MAX
A	2.1	2.3	2.5
A1	0	---	0.127
B	6.30	6.6	6.90
C	0.45	0.52	0.65
C1	0.45	0.52	0.65
D	5.1	5.33	5.46
E	2.3TYP		
F	0.74	0.84	0.94
F1	0.66	0.76	0.89
L	9.6	10.10	10.60
L1	2.90REF		
L2	5.8	6.1	6.4
L3	0.6	0.8	1.0
L4		5.2	
θ		7° REF	



Revision History

No	Date	Contents
0	2023-05-20	Initial Brief Datasheet Release

<http://www.apsemi.com>

IMPORTANT NOTICE

AP Semiconductor co, Ltd reserves the right to make changes without further notice to any products or specifications herein. AP Semiconductor co, Ltd does not assume any responsibility for use of any its products for any particular purpose, nor does AP Semiconductor co, Ltd assume any liability arising out of the application or use of any its products or circuits. AP Semiconductor co, Ltd. does not convey any license under its patent rights or other rights nor the rights of others.

AP Semiconductor Co., Ltd

Contact. Tel 82.70.4693.2299 FAX 82.70.4000.4009

E-mail: sales@apsemi.com

© 2015 AP semiconductor Co., Ltd. –Printed in KOREA –All Rights Reserved.